

# Hardware & Software for Information Technologies

## Digital Sequential Circuits

NovalMS, V.0.9 V.Lobo 2016

### Sequential Circuits


Sistemas Lógicos (3)

- Combinatory Circuits

- The output (in each point in time) depend ONLY on the inputs present at that moment.
- They have no memory

- Sequential Circuits

- The outputs depend on the STATE of the circuit
- The STATE of the circuit depends on the previous inputs
- They have MEMORY



### Basic memory element



Sistemas Lógicos (3)

- How can we memorize a bit using only gates ?

- A pair of negations will maintain whatever state they have
- It is not easy to change the state only with negations

- S-R LATCH (Set-Reset)

- S (Set) input forces the output to 1
- R (Reset) input forces the output to 0
- 0



# Hardware & Software for Information Technologies

## Digital Sequential Circuits

NovalMS, V.0.9 V.Lobo 2016

### Description of sequential circuits

Sistemas Lógicos (3)

#### • Truth tables

- The PREVIOUS STATE is used as an input
- We may simplify the truth table, specifying the output as a function of the previous state

S	R	Q	Q <sub>(t+1)</sub>
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	x
1	1	1	x

S	R	Q <sub>(t+1)</sub>
0	0	Q
0	1	0
1	0	1
1	1	x

S,R	Q	00	01	11	10
0	0	0	0	x	1
1	1	0	x	1	

3

### Description of sequential circuits

Sistemas Lógicos (3)

#### • Temporal diagrams

- Show the *behaviour in time* of the circuits when they receive a given input
- They do not define completely the behavior of a circuit ! (just the behavior to a PARTICULAR input)

Inputs, or forced signals


S

R

Response

Q

Moments in time when transitions may occur



4

# Hardware & Software for Information Technologies

## Digital Sequential Circuits

NovaIMS, V.0.9 V.Lobo 2016

### Descriptions of Sequential circuits

Sistemas Lógicos (3)

#### • Asynchronous circuits

- As soon as the inputs change, the outputs may change immediately
- They can be very fast, but are not (yet) used much, because they are difficult to design and have problems with "critical runs"  
→ Promising future, as discussed in Proceedings of the IEEE, February 1999

#### • Synchronous circuits

- There is synchronizing signal (called CLOCK) that regulates when transitions may occur
- There ONLY are transitions on the CLOCK EDGES
- In temporal diagrams we only need to analyse what happens in clock edges.
- The NEXT STATE is a function of what is present BEFORE the clock edge!
- After a CLK edge, where changes may occur, there is a "relaxation time" where changes will take place internally, and after they all stabilize, a new clock edge may occur. This limits the maximum speed.
- These are by far the most common circuits !


5

### SR Latches

Sistemas Lógicos (3)


#### • In the TTL family

- 74279



#### • GATED LATCH

- Have an ENABLE input
- When ENABLE = 0, they keep the previous state. When ENABLE=1 it reacts to the R and S inputs.



Nota: Todas as entradas são activas a 0

6

# Hardware & Software for Information Technologies

## Digital Sequential Circuits

NovaIMS, V.0.9 V.Lobo 2016

### D type LATCH

Sistemas Lógicos (3)

- They have only one signal input D (from DELAY), and one enable signal.
- It is the basic MEMORY ELEMENT
  - The output is always available.
  - EN=1  $\Rightarrow$  Store internally what is in the input
  - EN=0  $\Rightarrow$  Keep what was stored previously

Is this synchronous?

V.Lobo # IN

7

74373 has 8 Latches

### FLIP-FLOPs

Sistemas Lógicos (3)

- FLIP-FLOP
  - Only changes its outputs when a CLOCK edge occurs
  - Only one of the edges (RISING edge of the clock, or FALLING edge) leads to possible changes of the output.
- EDGE TRIGGERED FLIP-FLOP
  - Are sensitive to inputs in the moment just before the CLK edge
  - The "sensitivity window" is very narrow

> means Edge-Triggered

Edge-triggered

Clock

Edge detector

Does it work?

V.Lobo # IN

8

# Hardware & Software for Information Technologies

## Digital Sequential Circuits

NovalMS, V.0.9 V.Lobo 2016


### Edge-Triggered Flip-Flop

Sistemas Lógicos (3)

- A flip-flop may have *Asynchronous inputs*, that act independently from the CLK

- CLEAR - forces the output to 0
- PRESET - forces the output to 1

CL (clear)




- They are normally used to provoke RESETs or impose special conditions (initial states, for example)

9


### Other implementations

Sistemas Lógicos (3)

An Edge-Triggered FLIP-FLOP



- The way a circuit is physically implemented can vary considerably...



RS LATCH  
(using only two transistors)

10

# Hardware & Software for Information Technologies

## Digital Sequential Circuits

NovalMS, V.0.9 V.Lobo 2016

### Flip-flops according to inputs: D,RS,JK,T

Sistemas Lógicos (3)

- D Flip-flops (delay)**
  - Memorizam e atrasam a entrada

D	Q
0	0
1	1
- RS Flip-flops (Set-Reset)**
  - São "ligados" e "desligados" por S e R

S	R	Q
0	0	Q
0	1	0
1	0	1
1	1	?
- JK Flip-Flops**
  - Quase iguais aos RS, mas resolvem a ambiguidade de R=S=1, fazendo neste caso um *TOGGLE* (invertendo o estado anterior)
  - O J faz Set, e o K faz Reset
  - Os mais usados na prática

J	K	Q
0	0	Q
0	1	0
1	0	1
1	1	Q-bar
- T Flip-Flops (Toggle)**
  - Invertem o estado quando a entrada é 1

T	Q
0	Q
1	Q-bar

V.Lobo e IN

11

### Master-Slave FLIP-FLOP

Sistemas Lógicos (3)

- Memoriza o que acontece quando o CLK está activo, mas só produz efeitos quando vem o flanco
- Tem uma concepção mais simples que os Edge-Triggered
- É composto por dois LATCHES em cadeia
  - Quando um está "transparente", o outro está "fechado"
  - Nunca há um caminho directo entre a entrada e saída
  - O Primeiro (Mestre) está ligado à entrada, e fornece dados ao Segundo (o Escravo)
- Tem " 1's catching "
  - "Apanha" os picos

V.Lobo e IN

12

# Hardware & Software for Information Technologies

## Digital Sequential Circuits

NovalMS, V.0.9 V.Lobo 2016

### Simple Problems

Sistemas Lógicos (3)




- In an automobile Num automóvel, um dos pisca-piscas tem uma frequência de 2Hz. Pretende-se diminuir essa frequência para 0,5Hz. Projecte o circuito que diminui a frequência do pisca-pisca.
- Pretende-se desenhar um alarme contra ladrões, que tenha uns sensores (por hipótese uns feixes de laser infra-vermelho) que enviam um sinal 1 quando não está ninguém presente, e 0 quando está (quando está alguém presente o feixe é interrompido). Existem 4 desses sensores, e quando qualquer um deles é activado, o alarme deverá começar a tocar. O alarme só deverá parar quando alguém premir o botão de "reset" que se encontra na sua caixa. Projecte este sistema.
- Desenhe um sistema para actuar sobre semáforos que põe o semáforo encarnado quando recebe um 1 e verde quando recebe um 0. Nas transições de verde para vermelho, E VICE-VERSA, deverá 2 segundos no laranja.

13

### Flip-Flops – Time issues

Sistemas Lógicos (3)

- Os flip-flops podem ser sensíveis ao flanco **Ascendente ou Descendente** (neste caso representados com uma bola no sinal de relógio, que significa que este é negado internamente)
- Propagation Delay
  - Tempo entre o clock e a reacção do integrado
  - Pode ser diferente para transições H-L ou L-H
- Set-Up Time
  - Antecedência com que é necessário actuar nas entradas
- Hold Time
- Rise Time
- Pulse Width



14

# Hardware & Software for Information Technologies

## Digital Sequential Circuits

NovalMS, V.0.9 V.Lobo 2016

### Timers and clock generators

Sistemas Lógicos (3)



- Geradores de Clock ou *Multivibradores Astáveis*

- Geram ondas quadradas com uma dada frequência

- Implementação com PORTAS LÓGICAS

→ Frequências muito altas

→ Muito pouco fiáveis, pois os tempos de atraso podem variar muito



$$T \cong 2 \times n \times t_{pd}$$

$$\text{Frequência} = \frac{1}{\text{Período}}$$

$$f \cong 1/(2 \times n \times t_{pd})$$

5 gates com  $t_{pd} = 9\text{ns} \Rightarrow f = 11\text{MHz}$

15


### Temporizadores

Sistemas Lógicos (3)

- Com Circuitos RC e portas lógicas

- Facilmente ajustáveis

- Pouco precisos (dependentes das tolerâncias das resistências e condensadores)



$$f = k \frac{1}{2RC}$$

- Com Cristais

- Muito precisos

- Só para frequências razoavelmente altas

- Normalmente usam-se integrados dedicados para gerar o clock a partir de um cristal de quartzo

16

# Hardware & Software for Information Technologies



## Digital Sequential Circuits

NovalMS, V.0.9 V.Lobo 2016

### Temporizadores Monoestáveis

Sistemas Lógicos (3)

- Mono-estáveis
  - Também chamados "one-shot"
  - Geram pulsos de largura fixa
  - Podem ser usados para
    - Gerar atrasos fixos
    - "Rectificar" picos





V.Lobo e IN

17

### Integrados para temporizadores dedicados

Sistemas Lógicos (3)

- 555
  - Integrado muito flexível para circuitos temporizadores
  - Pode ser usado como monoestável ou gerador de clock
  - O "duty-cycle" pode ser regulado
  - É muito usado, e há bastantes "clones".
  - Esquema:
  - Pinout:



V.Lobo e IN

18

# Hardware & Software for Information Technologies

## Digital Sequential Circuits

NovalMS, V.0.9 V.Lobo 2016

### Integrated Circuits for clock generation

Sistemas Lógicos (3)

- Typical mountings for the 555

**A) 50% duty-cycle Clock**  
 $f = 1/(1,4 RC)$

**B) Variable duty-cycle Clock**  
 $f = 1,46 / (R_A + 2R_B) C$   
 $d = R_B / (R_A + 2R_B)$

**C) Monostable**  
 $T_{pulso} = 1,1 RC$

V.Lobo # IN

19

### Other Clock Generators

Sistemas Lógicos (3)

- Texas Instruments CDCE706 and TICE906
  - Use only 1 crystal (or another clock signal)
  - Can generate 6 clock signals with different frequencies and duty-cycles
  - Programmable by software
  - Keeps programming in an EEPROM
  - (more information on <http://focus.ti.com/docs/prod/folders/print/cdce706.html>)

PW PACKAGE (TOP VIEW)	
S0/A0/CLK_SEL	20
S1/A1	19
V <sub>cc</sub>	18
GND	17
CLK_IN0	16
CLK_IN1	15
V <sub>cc</sub>	14
GND	13
SDATA	12
SCLOCK	11
	Y5
	Y4
	V <sub>CCOUT2</sub>
	GND
	Y3
	Y2
	V <sub>CCOUT1</sub>
	Y1
	Y0

TSSOP 20  
Pitch 0,65 mm  
6,6 x 6,6

V.Lobo # IN

20

# Hardware & Software for Information Technologies

## Digital Sequential Circuits

NovaIMS, V.0.9 V.Lobo 2016

### Schmitt-Triggers

Sistemas Lógicos (3)

- May receive analog signals, but output digital
  - Output has only 2 levels
  - They are used to *regenerate* digital signals

What types of problems can be solved by these circuits ?

21

### Registers

Sistemas Lógicos (3)

- How can we store information that needs more than 1 bit?
  - Use a set of Flip-Flops
  - Some sort of ordering is necessary to organize the flip-flops (FF)
- Registers
  - Basically, a collection of Flip-flops
  - They differ in how data is LOADED into the flip-flops; how that data is available to be READ from the outside; and possibly how data is passed from one flip-flop to another.
- Parallel Load Registers
  - Data is input and output in parallel
  - Operations:  
→Parallel-in/Parallel-out

22

# Hardware & Software for Information Technologies

## Digital Sequential Circuits

NovalMS, V.0.9 V.Lobo 2016

### Shift Register

Sistemas Lógicos (3)

- Shift Register (*Registro de deslocamento*)
  - They are *tapped delays*
  - They have a *Serial-in* input and a *Serial-out* output
  - Data (stored internally) is usually also available to be read in parallel
    - May be used for series to parallel conversions
  - Some registers can do *shift-right* or *shift-left* operations

- Application example
  - Ring counter
  - Detect a sequence of bits (for example morse code 00011000)

23

### Multifunction Registers

Sistemas Lógicos (3)

- Parallel-in/serial-out registers
  - May be used for Parallel/Serial conversions
  - They have a control input that selects which operation will be done:
    - Shift data (in this case from left to right)
    - Load new data in parallel

This is basically  
A MUX that selects  
the source of data

24

# Hardware & Software for Information Technologies

## Digital Sequential Circuits


NovaIMS, V.0.9 V.Lobo 2016

### Counters

Sistemas Lógicos (3)

#### • What is a counter ?

- A system that CYCLES through a series of STATES
- Examples of sequences:
  - 0,1,2,3,,0,1,2,3,0,1,2,3...
  - 9,7,5,3,1,9,7,5,3...
- Natural Binary Counter
  - Corresponds to the traditional idea of counter
  - Counts 0,1,2,3...(2<sup>n</sup>-1)
- Ring counter
  - Counts 100,010,001...100,010....



#### • Modulus of a counter


- Number of states before returning to the initial state

25

### Ring Counter

Sistemas Lógicos (3)

- $N$  flip-flops, with only one set at 1 while others are 0
- The active flip-flop passes its "1" onto the next when the clock edge arrives
  - It's a shift register with feedback from the last bit
- $N$  flip-flops  $\Rightarrow N$  different states
- Example of a ring counter with 4 bits
  - Counting sequence:



1000
0100
0010
0001
1000
0100
.
.
.

reset

26

# Hardware & Software for Information Technologies

## Digital Sequential Circuits

NovalMS, V.0.9 V.Lobo 2016

### Johnson Counter

Sistemas Lógicos (3)

- Similar to the ring counter, but the negation of the output is fed back to the input (instead of the output itself)
- $N$  flip-flops  $\Rightarrow 2N$  different states
- Example of a 4 bit Johnson counter
  - Counting Sequence

reset

1000
1100
1110
1111
0111
0011
0001
0000
1000
1100
.
.

Q

27

### Synchronous Binary Counter (mod $2^n$ )

Sistemas Lógicos (3)

- Counts in natural binary
  - The LSB (Least Significant Bit) always toggles
  - The more significant bits only toggle when all the previous bits are 1
- $N$  flip-flops  $\Rightarrow 2^N$  different states
- Example of a 4 bit synchronous binary counter
  - Counting Sequence

A <sub>3</sub> A <sub>2</sub> A <sub>1</sub> A <sub>0</sub>
0000
0001
0010
0011
0100
0101
0110
0111
1000
1001
1010
1011
1100
1101
1110
1111
0000
0001
.

28

# Hardware & Software for Information Technologies

## Digital Sequential Circuits

NovalMS, V.0.9 V.Lobo 2016

### Asynchronous Binary Counter (ripple-mod $2^n$ )

Sistemas Lógicos (3)

- The clock is not common to all FF
  - The output of one flip-flop acts as clock for the next one
  - There are slight delays between the flip-flops
- They are easier to build
  - They do not need external gates

Note:  
A binary counter is a frequency divider

29

### Arbitrary modulus Binary Counter

Sistemas Lógicos (3)

- Key idea → Reset the counter before it finishes the natural cycle
  - Detect the first "unwanted" state, and force an asynchronous clear (reset)
    - Use AND gates to detect the unwanted state
    - The unwanted state will exist during a small peak

Clear assincrono

30

# Hardware & Software for Information Technologies

## Digital Sequential Circuits

NovalMS, V.0.9 V.Lobo 2016

### UP/DOWN Counters

Sistemas Lógicos (3)

- Down counters
  - Use NOT(Q) instead of Q

Asynchronous 3 bit DOWN counter

111  
110  
101  
100  
011  
010  
001  
000  
111  
110  
101  
100  
011  
010  
001  
000

- UP/DOWN counters
  - Can count UP (0,1,2...) or DOWN (9,8,7...)
  - The function (UP or DOWN) is normally selected by an extra control input

Contador UP/DOWN de 3 bits, síncrono

31

### Counters with parallel load

Sistemas Lógicos (3)

- Counters with parallel load
  - Instead of just a RESET input to force an initial 0 state, they may be reset to any given state (i.e., loaded with any data)

32

# Hardware & Software for Information Technologies

## Digital Sequential Circuits

NovalMS, V.0.9 V.Lobo 2016

### Examples modulus 6 counters

Sistemas Lógicos (3)

- 4 different ways of obtaining a modulus 6 counter with a modulus 16 binary counter with "parallel load" (synchronous) and clear (asynchronous)

(a) States 0,1,2,3,4,5.

(b) States 0,1,2,3,4,5.

(c) States 10,11,12,13,14,15.

(d) States 3,4,5,6,7,8.

33

### Counters – Available digital circuits

Sistemas Lógicos (3)

- 7493
  - Asynchronous Binary Counter (ripple-counter) with 4 bits
  - 1<sup>st</sup> bit is independent from the others  
→ It must be connected externally

7493	
Clk B	Clk A
R0(1)	NC
R0(2)	Qa
NC	Qd
VCC	GND
NC	Qb
NC	Qc

34

# Hardware & Software for Information Technologies

## Digital Sequential Circuits

NovalMS, V.0.9 V.Lobo 2016

### Contadores - Available devices

Sistemas Lógicos (3)

- **74163**
  - Synchronous 4 bit binary counter, with pre-load and enable
- **Others**
  - 74160 - Synchronous BCD counter
  - 74190 - Synchronous BCD up/down counter with pre-Load,

The diagram includes the logic symbol for the 74163, which is a 4-bit synchronous binary counter. It shows inputs CLR, LOAD, ENT, ENP, CLK, A, B, C, D, and outputs Q<sub>A</sub>, Q<sub>B</sub>, Q<sub>C</sub>, Q<sub>D</sub>, and RCO. Below the symbol is a truth table for the 3CT = 9 output. To the right is the detailed internal circuit diagram of the 74163, showing four flip-flops (C1) connected in a chain with various control and feedback paths.

### Counters – More complex devices

Sistemas Lógicos (3)

- **Maxim 7217**
  - Up/down 4 digit counter
  - Direct outputs for 7 segment displays (common cathod or anod and variable frequency)
  - Initial and final value are programmable
  - Output carry for cascading
  - Allows for very compact systems

The diagram illustrates the Maxim ICM7217 integrated circuit. It features a 4-digit counter with direct 7-segment display outputs. The IC has several pins: BCD OUTPUT, COUNT INPUT, STORE, RESET, UP, DOWN, DISPLAY CONTROL, and OV+. The BCD output is used as the COUNT INPUT for programming initial and final values. The IC drives a 4-digit LED display. A note specifies that the BCD output doubles as input for programming initial and final values. The DISPLAY CONTROL pin is used to "feed" the LEDs.

# Hardware & Software for Information Technologies

## Digital Sequential Circuits


NovalMS, V.0.9 V.Lobo 2016

### Counters – More complex devices

Sistemas Lógicos (3)

#### • 7250

- Digitally programmable timer (0-99)
- Unit delay defined by a RC circuit (thus, "tunable")
- May generate delays from micro-seconds to days



#### Practical problem

For security reasons, we wish to prevent that more than 230 people get aboard one of boats that cross the Tagus river. In the entrance to the boats, there are some rotating barriers that count how many people get in (sending a "1" pulse on the COUNT output each time someone passes). These barriers may be blocked by sending a "1" to the BLOCK input. The barrier should be blocked when 230 people have passed, and must only be unlocked when the boat leaves the pier. When it does, there is a sensor in the pier that sends a "1" pulse to its LEFT output. Project this system

37