



Hardware & Software for Information Technologies

Digital Controller Circuits

NovaisMS, V.1.1 V.Lobo 2018



Hardware & Software for Information Technologies

Digital Controller Circuits

NovaisMS, V.1.1 V.Lobo 2018

Ways to represente **State Machines**

Circuitos Sequenciais Sincronos

□ **States and State Machines**

- A **STATE** reflects all the past history of the machine
- A state machine **DIAGRAM** represents all possible states, and which events trigger the transition from one state do another
- Exemple

State → A

Transition → A-B

Event → 0, 1

A - Initial state. Lamp is OFF

B - Input is active for less than 1 cycle, Lamp is still OFF

C - Lamp is ON

3

Ways to represente **State Machines**

Circuitos Sequenciais Sincronos

□ **Fluxograms**

- Similar to software fluxograms
- States are represented by rectangles (actions)
- Transitions are represented by arrows and losangles (decisions)
- Exemples:

4

Hardware & Software for Information Technologies

Digital Controller Circuits

NovatIMS, V.1.1 V.Lobo 2018

Types of sequential machines

Circuitos Sequenciais Síncronos

- **MOORE Machines**
 - Outputs are function of only the **STATE** (i.e. not the current inputs)
 - Output change **synchronously**
 - They are **easier to design**, but may require **more states**
 - In a state diagram, the outputs are defined in each state

- **MEALY Machines**
 - Outputs are functions of the **current state AND current inputs**
 - Outputs may change **asynchronously** if inputs change.
 - They are **faster in responding** and require **less states**
 - In a state diagram, the outputs are defined for each transition

5

Recipe for synthesising Sequential Circuits

Circuitos Sequenciais Síncronos

- **1st Obtain the State Diagram**
 - Most creative step of the whole process

- **2nd Obtain the transition table**
 - A table with all possible transitions

- **3rd Eliminate redundant states**
 - Objective: have as few states as possible
 - 1st method – Inspect the transition tables
 - If two states have the same outputs and the same “next states”, they are the same
 - Does not guarantee that all redundant states are eliminated
 - 2nd method – Partition method
 - Systematic way of eliminating all redundant states

6

Hardware & Software for Information Technologies

Digital Controller Circuits

NovatIMS, V.1.1 V.Lobo 2018

Recipe for synthesising Sequential Circuits

Circuitos Sequenciais Síncronos

- 4° Codify the states
 - Assign a binary code to each state
- 5° Choose the type of flip-flops
 - JK flip-flops are the most used because of their flexibility, and because they require little external logic
 - Synthesis is easier to follow when using D type flip-flops
- 6° Obtain the activation function
 - Given the codes of the presente state ($n1$ bits) and the inputs ($n2$ bits) make karnaugh maps (with $n1+n2$ inputs) for the inputs to each of the state flip-flops
- 7° Draw the schema of the circuit and build it !


7

Example

Circuitos Sequenciais Síncronos

- Detect a sequence of thre 1's (111) in a stream of bits.
 - 001001110101110111101000011110100010
- State diagram

State	Meaning	Code
A	nothing interesting	00
B	Received the first 1	01
C	Received the second 1	10
D	Received the third 1 Bingo !	11



8

Hardware & Software for Information Technologies

Digital Controller Circuits

NovaisMS, V.1.1 V.Lobo 2018

Circuitos Sequenciais Síncronos

Example

□ **Transition table**

State	Input	
	0	1
A/0	A	B
B/0	A	C
C/0	A	D
D/1	A	B

□ **Remove redundant states**

- There are none, since A and D have diferente outputs

□ **Activation functions for the flip-flops and outputs**

- $D_0 = F(Q_0, Q_1, E)$ thus, we have a 3 input Karnaugh map
- $D_1 = F(Q_0, Q_1, E)$


9

Circuitos Sequenciais Síncronos


Control circuits using ROMs

□ **In many problems, the sequence of states is fixed, forming a *circular diagram***


- Sparkplug activation in a 4 stroke engine
- Soldering robot



- The change to the next state can be done with a COUNTER
- The combinatory part can be implemented with a ROM



⇒



10

Hardware & Software for Information Technologies

Digital Controller Circuits

NovaisMS, V.1.1 V.Lobo 2018

Control circuits using ROMs

Circuitos Sequenciais Sincronos

- Possibility of executing various programs
 - The counter may be loaded with different initial values (thus starting a different "program")
 - When a "program" reaches the end, a new initial value may be loaded into the counter

11

Control circuits using ROMs

Circuitos Sequenciais Sincronos

- Possibility of including JUMPS
 - Possible next addresses stored in ROM
 - Possibility of having more than one "next address"
- MOORE machines
 - Inputs are only used to generate the parallel load and demultiplex possible "next addresses"

12

Hardware & Software for Information Technologies


Digital Controller Circuits

NovaisMS, V.1.1 V.Lobo 2018

Microprocessors

Circuitos Sequenciais Sincronos

- **Control systems that process data**
 - They may perform several, different operations, Each one is a **MACHINE INSTRUCTION**
 - A sequence of **MACHINE INSTRUCTIONS** is a **PROGRAM**
- **Internal components of a microprocessor**
 - **ALU** - To perform Arithmetic and Logic operations
 - **REGISTERS** - To store data
 - **CONTROLO** - To control the whole system
- **They execute programs (that are sequences of MACHINE INSTRUCTIONS)**
 - Example
 - **ADD A,B** Adds the contents of register A with the contents of register B, and stores the result in register A
 - Each machine instruction corresponds to a **numerical code**
 - **ADD A,B** Is code 80H (128 in decimal)



13

Machine instructions

Circuitos Sequenciais Sincronos

- **Format**
 - Operation Code (**OPCODE**)
 - Operands (addresses or data)
- **Typical operations**
 - Move data (between registers or memory)
 - Elementary operations **AND,OR,ADD,etc**)
 - Flux control within the program (**JUMP, CALL**)
 - I/O (move data to/from peripherals)
- **RISC vs CISC**
 - **Reduced Instruction Set Computer**
 - Few instructions, each instruction is fast, less hardware
 - **Complex Instruction Set Computer**
 - Specialized instructions, more hardware

Opcode

Operand



Exemplos:	
Instruction	Code
ADI 34	C6H, 22H
ADD B	80H
LXI B,2000	01H,00H,20H

14

Hardware & Software for Information Technologies

Digital Controller Circuits

NovalMS, V.1.1 V.Lobo 2018



Hardware & Software for Information Technologies

Digital Controller Circuits

NovatIMS, V.1.1 V.Lobo 2018

Microprogramming

Circuitos Sequenciais Síncronos

- **A Microprocessor is a machine that we need to control**
 - Set of ALU, Registers, Buffers, etc
 - A MACHINE INSTRUCTION is no more than a sequence of steps (activation/deactivation of control lines)
- **Characteristics of microcode**
 - Direct control of the inputs to each component
 - The set of all microprograms constitutes the “**instruction set**” that characterizes the CPU or microprocessor
 - Possibility of reprogramming the microcode
 - Emulation of other computers
 - Normally the microcode is fixed (in ROM)
 - Updates to existing microprocessors may have the microcode re-written

17

Machine Code

Circuitos Sequenciais Síncronos

- **Steps of the ADD A,B operation:**
 - 1 – Put the contents of A in TMP1
 - 2 – Put the contents of B in TMP2
 - 3 – Add the data in the ALU, store the result in A
 - 4 – Get the next instruction
- **Comments**
 - The 4th step can be avoided if the 3rd step pre-loads the next instruction
 - In practice, the OPCODE addresses an auxiliary memory, that in turn addresses the control ROM
 - Horizontal vs Vertical micro-programming

18

Hardware & Software for Information Technologies

Digital Controller Circuits

NovaisMS, V.1.1 V.Lobo 2018

Exemplos

Circuitos Sequenciais Sincronos

Signals to be controlled (total of 22 bits):

IR	RD	WR	"Buffer data in" output enable	"Buffer data in" load	"Buffer data out" output enable	"Buffer data out" load	"Buffer addr out" output enable	"Buffer addr out" load	ALU output enable	ALU S0	ALU S1	TMP1 load	TMP2 load	MUX output enable	MUX S0	MUX S1	PC load	PC increment	DP load	A load	B load
1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22

Implement the following instructions:

- Copy to B what is in A
- Add A and B, leaving the result in A
- Copy to A what is in the memory address pointed to by DP

19

Microprocessor versus peripherals

Circuitos Sequenciais Sincronos

□ The microprocessor is connected to the other components through a **SYSTEM BUS**, that can be divided into:

- **ADDRESS BUS** - Indicates **WHERE** you want to read/write
- **DATA BUS** - Indicates **WHAT** you want to read/write
- **CONTROL BUS** - Provides the necessary control and synchronization signals to perform the operation (indicates whether you want to read or write, in memory or controllers, etc)

20