


NovalMS, V.2.0 V.Lobo 2021







NovalMS, V.2.0 V.Lobo 2021





REGISTERS Microprocessador 8085 General use registers - There is 1 privileged register, named ACCUMULATOR, that is always used to store: \rightarrow one of the arguments of arithmetic and logic operations \rightarrow The result of arithmetic and logic operations - There are 6 general use 8 bit registers, that are sometimes used in pairs to "form 16 bit registers" One the register pairs (H and L, or High & Low) are used to generate addresses. The datum contained in the memory position whose address is stores in HL is sometimes treated as if if ware a register (Register M), and is refered to as M or [HL] FFFF Α 64k B С (65536 . memory Ε M D , addresses) н 0000 Main memory 4 4


NovalMS, V.2.0 V.Lobo 2021























NovalMS, V.2.0 V.Lobo 2021





13





NovalMS, V.2.0 V.Lobo 2021



















NovalMS, V.2.0 V.Lobo 2021

















































NovalMS, V.2.0 V.Lobo 2021

\square		interrupts	icroprocessador 8085								
	 IRAP and RST pins When these pins are actuated, they force the μP to execute a RST instruction A CALL insctruction is executed to a given address : addr = (number of the Rst) x 8 There 4 such pins: 										
	Pin	Address	Type of actuation	on							
	RST 5.5	2CH	by level ("1")								
	RST 6.5	34H	by level ("1")								
	RST 7.5	3CH	by flank (0->1) (it has a	FF)							
	TRAP (RST 4.5)	24 H	by maintaining a "1'								





NovalMS, V.2.0 V.Lobo 2021








NovalMS, V.2.0 V.Lobo 2021





















Hardware and e	external connections					
There are many	X1 X2 Reset Out	+ + ↓	1 2 3		t † †	Vcc (+5V) Hold Hlda
different "packaging"options"	SOD SID TRAP RST 7.5	$\downarrow \uparrow \uparrow \uparrow$	6	36 35		
 The most common is DIP-40 (Dual In-line Packaging) with TTL 	RST 6.5 RST 5.5 INTR ~INTA AD0 AD1	\uparrow \uparrow \uparrow \downarrow \downarrow \downarrow	8 9 10 11 12	33 32 31 30	<u> </u>	S1 ~RD
levelsPinout of the 8085 in	AD1 AD2 AD3 AD4 AD5	\leftrightarrow		27 26 25	\rightarrow	A15 A14 A13 A12 A11
DIP-40:	AD6 AD7 Vss	¢ ¢ ↑	19	23 22 21	1.	A19 A9 A8
					-	4












NovalMS, V.2.0 V.Lobo 2021







Página 27


NovalMS, V.2.0 V.Lobo 2021



55







8085 Microprocessor NovalMS, V.2.0 V.Lobo 2021

